I. INTRODUCTION

L
ATCHUP vulnerability in electronics devices used in spacecraft for space applications has become a real constraint since the 1980s. For this, the development of SEL modeling was essential in order to study the latchup sensitivity of complementary metal-oxide-semiconductor (CMOS) gates and its evolution trend [1] , [2] .
The latchup phenomenon is due to an inherent parasitic structure in CMOS technology. This structure can be modeled electrically as a parasitic thyristor. In the literature, two electric modeling approaches of the latchup phenomenon were developed. The first one is based on a set of diodes and connected resistors [2] . This approach models the pn-p-n structure as p-n/n-p diode junctions and the resistors which represent specific silicon volumes. The other latchup modeling approach is based on a modeling of the p-n-p-n structure as a thyristor structure [1] . At present, this classical electric approach is the most known for modeling latchup. The electric model of the latchup phenomenon consists of two bipolar transistors (n-p-n and p-n-p) associated and a set of resistors representing the different silicon regions in the CMOS inverter structure. This method is based on the calculation of all the external resistors from the electrical equations according to four characteristics of the latchup: the triggering point (V trig, I trig) and the holding point (V hold, I hold). Therefore, it is necessary to have this key Manuscript [4] or by measurements as performed in [5] . However, in [1] , [2] , and [5] , the two models of bipolar transistors are the conventional bipolar junction transistor (BJT) models with assumptions of electrical characteristics of the parasitic bipolar transistor (such as the threshold voltage, order of about 0.7 V). The major limitation of such an approach is that no real modeling of the intrinsic behavior of parasitic transistors is performed and its behavior cannot consider design and process parameters. The goal of this paper is to present a new approach which proposes a more realistic compact model in order to represent the latchup phenomenon. This approach also makes it possible to study the impact of the design and technological parameters on the latchup sensitivity as it is not the case in the classical approach [1] . This compact model was used to confirm the SEL robustness of D-flip-flops (DFFs) used in Readout Integrated Circuit (ROIC) of infrared image sensors developed by Sofradir. The SEL prediction was obtained with the Monte Carlo SEE tool MUSCA SEP3 [6] and the Transient ERRor Injection Framework for Integrated CMOS (TERRIFIC) devices [7] applied to the new compact model of Latchup. This paper is organized in the following way: The details of the latchup modeling by the compact electrical model are presented and discussed in Section II. Then, the estimations of the single-event latchup (SEL) sensitivity of the standard DFF used by Sofradir in their ROIC, and the impact of the shrink of design dimensions are presented and discussed in Section III. Finally, conclusions are drawn in Section IV.
II. LATCHUP MODELING BY COMPACT ELECTRICAL MODEL
A. General Presentation of the Compact Bipolar Transistor Modeling
The compact electric latchup model was inspirited from the same idea of the classical electric model developed by Bruguier et al. [1] , but with real modeling of bipolar transistors as shown in Fig. 1 .
The CMOS structure used in this study is a 2-D calibrated TCAD structure of a 250-nm CMOS inverter extracted from a DFF design used in an ROIC developed by Sofradir, as shown in Fig. 2 . The calibration of Sofradir CMOS inverter was presented in previous work [9] . The DFF design was presented in [10] and was widely investigated for the SEU point of view in previous papers [8] , [10] .
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. First, in this modeling approach, it was necessary to redefine the signification and the role of the six resistors in the classical electric model developed in [1] .
In this way, the classic resistors R EW , R CS , and R BW are respectively considered as the internal resistors of the p-n-p transistor: the emitter resistor R Ep-n-p , the collector resistor R Cp-n-p , and the base resistor R Bp-n-p . In the same way, the resistors R CW , R ES , and R BS are respectively considered as the internal resistors of the n-p-n transistor: the collector resistor R Cn-p-n , the emitter resistor R En-p-n and the base resistor R Bn-p-n , R Cn-p-n , and R Bp-n-p are interconnected in N-well region as shown in Fig. 2 . The silicon area in the N-well, which represents the extension zone between the interconnected zone base-p-n-p/Collector-n-p-n and the top of N-well, is represented in this new modeling by the resistor R Nextension as shown in Fig. 1 . Thus, the sum of the resistors R Nextension , R Bp-n-p , and R Cn-p-n must be equal to the resistor of N-well, R N-well . The resistors R Bn-p-n and R Cp-n-p are interconnected in the P-well region as shown in Fig. 1 . The silicon area in the P-well, which represents the extension zone between the interconnected zone base-n-p-n/ collector-p-n-p and the top of P-well, is represented in this new modeling by R Pextension as shown in Fig. 1 . The sum of the resistors R Pextension , R Bn-p-n , and R Cp−n− p must be equal to the resistor of the P-well, R P−well . Therefore, the compact latchup electrical model, shown in Fig. 1 , consists of two bipolar transistors and two equivalent resistors, R Nextension and R Pextension , which represent the silicon volumes making the connection between the two bipolar transistors with the top of the CMOS cell.
The first step was to develop the new compact modeling of bipolar transistors. This development was performed by means of TCAD and SPICE simulations. Then, the R Nextension and R Pextension resistors are involved to get all the elements of electrical latchup modeling shown in Fig. 1 .
B. Development of the Compact Bipolar Transistor Modeling
It should be noted that the TCAD simulations are considered as a reference in this approach [TCAD] . The presented validation corresponds to the output inverter of the DFF. The DFF was widely investigated for the SEU point of view in previous papers [8] , [10] . The electrical behavior of the CMOS structure modeled by TCAD simulation was validated by the process design kit (PDK) used by Sofradir as performed in [8] . The physical TCAD simulation models used a hydrodynamic simulation approach [8] .
First, each bipolar transistor is modeled by TCAD simulation in a distinct way as shown in Fig. 3 . TCAD simulations were performed in order to get the reference electric characteristic of each bipolar transistor. However, in order to keep relevant representativeness of the CMOS structure, only the implant of the complementary bipolar transistor was removed. This allows for getting realistic modeling of a compact model dedicated to the latchup parasitic structure. Each bipolar parasitic transistor was characterized with its global inherent structure as shown in Fig. 3(a) and (b) . For the n-p-n transistor, as mentioned, the P-diffusion implant was removed from the complete structure of inverter. In the same way, the p-n-p transistor was characterized without the Ndiffusion implant. The goal of this step was to find the I C /V B characteristics of each bipolar transistor separately.
The I C /V B characteristics were obtained at the nominal voltage of the CMOS inverter of the DFF cell, i.e., 5 V. The I C /V B characteristics are shown in red in Fig. 5 .
Before going to perform the SPICE simulations of bipolar transistors and get their electrical characteristics, it was necessary to find the values of the internal resistors of each pole of bipolar transistors by TCAD simulations.
During the TCAD simulations, each pole of inherent bipolar transistors was modeled in 3-D. For example, the N-well, as shown in Fig. 2 , is the base of p-n-p transistor and the collector of n-p-n transistor, simultaneously. Ohm's law was applied at the nominal voltage (5 V) on N-well block in order to determine its resistance. Fig. 4 shows an example of the structure used for the extraction of the resistance value of the N-well. Each pole resistor of bipolar transistors was extracted using Ohm's law calculation.
The second step in bipolar transistors modeling was based on the development of model card of each bipolar transistor by SPICE simulation. At this level, the model card in SPICE simulation of each bipolar transistor was updated by using all the internal resistors issued from the previous TCAD simulations. On the other hand, the optimization in the threshold voltage region is obtained by the update of the saturation currents of the different junctions of the parasitic transistors based on TCAD simulation extractions.
C. Validation of the Compact Bipolar Transistor Modeling
In order to validate the new compact model of bipolar transistors, comparisons were performed. Fig. 5(a) and (b) shows respectively the I C /V B characteristics for the n-p-n and p-n-p transistor obtained by TCAD simulations (red dashed line), by SPICE simulations of the compact model card (blue line) and obtained by SPICE simulation of standard BJT model [1] , [3] (blue dashed line). The electrical parameters used in [3] are based on the standard BJT model characteristics as developed in [1] . There is no considering the design specificities in [1] and [3] . In this paper, in order to perform a fair comparison, the standard (classic) BJT model card was calibrated in order to represent the design specificities of the CMOS inverter. 
D. Validation of the Latchup Modeling
The final step of this modeling approach was to build the complete compact electric latchup model (Fig. 1) consists of the two bipolar transistors (presented in II.B) and the two equivalent resistors R Nextension and R Pextension presented in Section II-A. During this step, a specific work was carried out to determine the distribution of these resistors [ (1) and (2)] in order to obtain a good correlation between the latchup characteristic modeled by the SPICE simulations and the latchup characteristic obtained by the 
TCAD simulations
Fig . 6 shows the latchup characteristic of each bipolar transistor obtained by TCAD simulation (red dashed line), by SPICE simulation of the compact latchup electrical model (blue line) and the classical modeling [1] (blue dashed line). As shown earlier, in order to perform a fair comparison, the classical spice model (BJT and resistances) was calibrated in order to be representative of the design specificities of the CMOS inverter.
The comparison shows that the compact latchup model is in good agreement with the TCAD reference simulation as well in terms of latchup metrics (V trig, I trig, V hold, andI hold) but also in terms of shape. This comparison shows the pertinence of compact latchup modeling. The estimation of the latchup metrics is strongly improved in comparison to standard spice models.
From a quantitative point of view, the new compact model has a relative deviation from the TCAD data lower than 1% for the four latchup metrics while for the standard SPICE model, the relative deviation for the V trig, I trig, V hold, and I hold are 11%, 62%, 16%, and 11%, respectively.
The important point of the proposed work is the capability of the compact latchup model to consider the effects of the design. An example is presented for the parameter ac-spacing (SAC). The SAC is the distance between nMOS transistor and pMOS transistor in a CMOS inverter structure. The increase in the SAC is known to improve the robustness to SEL of CMOS cell [8] , [5] . From an electrical point of view, the reduction of SAC distance leads to a modification of the N-and P-well resistors. These two resistors are characterized in the card model of one of the bipolar transistors p-n-p or n-p-n. For confidential reasons, the reference value of the SAC is not provided.
The comparison of I Anode /V Anode characteristics obtained by compact modeling and TCAD simulation is presented for two values of SAC: SAC/2 and SAC/5. For fairness reasons, the spice classical model is not compared. As mentioned, this model is not able to consider the design/process parameters. The corresponding I Anode /V Anode characteristics are shown in Fig. 7(a) and (b) . The two figures highlight the robustness of the compact modeling to consider the effect of the SAC as well in terms of shape and latchup key characteristics (the trigger point and the hold point).
Section III presents an application of compact modeling in order to determine the SEL sensitivity under heavy ions with according to different design configurations of Sofradir CMOS inverter used in DFF of an ROIC developed by Sofradir for their infrared image sensor.
III. SEL ESTIMATION OF DFF USED IN ROIC FROM SOFRADIR
In order to valorize this relevance of the compact modeling of latchup, the Monte Carlo SEE prediction tool, MUSCA SEP3 [11] , [6] , coupled with the injection platform TERRIFIC [7] were used to determine the occurrence or not of the SEL as shown in Fig. 8 .
First, MUSCA SEP3 was used to generate a realistic SET database (in terms of amplitude and duration) as a function of radiation constraint [in terms of heavy ion location and linear energy transfer (LET)].
The shapes of the SET currents are based on 3-D analytical models of the transport and collection mechanisms of generated charges in the silicon. These models were validated in previous papers and considered the following mechanisms: ambipolar diffusion, dynamic collection, multicollection bipolar amplification, recombination, bias dependence, and temperature dependence. The complete description of the tool was presented in [6] . The SET currents were calculated for the sources of nMOS and pMOS transistors connected to the supply voltage of DFF. While TERRIFIC was allowed injecting the source SET databases in the SEL compact model presented previously. Fig. 9 shows the SEL cross section of the CMOS inverter as a function of the SAC distance for a heavy ion with a LET of about 100 MeV.cm 2 .mg −1 . This very high LET value was simulated due to the intrinsic robustness of Sofradir design and technology. The cross section trend shows an increase in the SEL sensitivity with a decrease in the SAC distance. No latchup event was observed for the reference value of SAC of the CMOS (SAC_ref). This immunity is depicted by an arrow to the down and was validated by new SEL tests campaign at University Catholic of Leuven (UCL) with LET up to 62 MeV.cm 2 .mg −1 . The trend confirms the results already observed by TCAD simulations in this paper and that in [8] and [12] .
In order to have a more general view of the SEL sensitivity, Fig. 10 shows the global SEL cross section as a function of LET for the tree values of SAC width (SAC_ref. SAC/2 and SAC/5). As expected, the SEL cross section increases with the increase in LETs. This is entirely consistent with what exists in [2] and [5] .
Compact modeling is used to investigate the impact of a shrink of DFF design on the latchup sensitivity. The reference structure of Sofradir (SAC_ref) was tested under heavy ion beam at 67 MeV.cm 2 .mg −1 at UCL in Belgium and it was demonstrated a latchup immunity of Sofradir technology [8] . This confirms the relevance of the SEL modeling presented in this paper. However, the simulation results demonstrate that a shrink of the nMOS to pMOS distance below or equal to a factor of 2 must induce a strong increase in the SEL susceptibility of the DFF.
IV. CONCLUSION
In this paper, a new compact modeling approach to the latchup phenomenon was presented. This compact modeling was validated at three levels: transistor level by PDK simulation, at a compact level by electrical stress TCAD and at the device level by heavy ion tests. This modeling approach has shown its effectiveness in representing latchup key points, trigger point, and the latchup hold point. The latchup sensitivity study was performed with an application case of the Sofradir design and technology. Moreover, this paper has shown in relevance to consider the design effects on the SEL sensitivity. This point was presented for the SAC parameter. The results confirmed the latchup sensitivity trend in terms of SAC distance effect and the relevance of such a modeling approach to provide design optimization support to Sodrafir's ROIC development team. This method offers more realistic modeling of the parasitic latchup structure induced by CMOS technology. This approach is able to study the latchup sensitivity for any technology and go up to the estimation of the SEL cross sections while considering the risk of the events nondestructive such as SET or SEU.
